		_	
Form	TYTY	`1 .	AAC
Horm	PI	<i>)</i> -1'	•

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE CITATION

BY APPLICANT

(USE SEVERAL SHEETS IF NECESSARY)

/		
ATTY	DOCKET	NO.
 ^****		32809

SERIAL NO.

-	_	_	_	_		_	
ı	Δ	P	ΡĮ	I	2/	A.	17

Kenji Shimazaki et al.

Kenji Shimazaki et al.

FILING DATE: GROUP ART

July 13, 2000

UNIT: 2858 07/13/00

				II S PA	TENT DOCUM	ENTS				
niner		Doo	cument No.	Date	Name		Class	Subclas	Filing Date If Appropriate	
tial WB	_	5	,117,377	5/1992	Finman	703/2		34	8	
E HCB	В	5	3,479,440	12/1995	Esfahan	i 	27	5 54		
	С						-			
	D	├								
	F	\vdash								
				FOREIG	PATENT DOG	1 6	S Class	Subclass	Translation	
			Document No	Dat	e Country		lass			
	G	-								
	ŀ		HER REFE	ENCES (including Author, Ti	tle, Date, P	ertinent	Pages, Etc)	
مما	1	Τ.	di/dt Noise in	CMOS Int	egrated Circuits", A	nalog Intera	tea Circ	nics and 5-8		
Processing, 1				4, 1997, pp. 113-125.						
	- J	, 	"Interconnect and Circuit Modeling Techniques for Full-Cmp Power Notes Turing							
			TRANSACII	ONS ON C	VOI., 21, NO. 3	, AUGUST	1998, p	p. 209-215.		
+	+	L	"Power Supp	ly Noise Ar	alysis Methodology	for Deep-Su	ibmicroi	n vlsi cm	, Dec. 9	
-+	\dashv	M				Full Chip M	ixed-Sig	nal Design	Verification",	
		.**	1997 Sympos	sium on VL	te Noise Model for I SI Circuits Digest of for Noise in Digital	Integrated C	ircuits"	, Proc. 35 th	DAC, Jun.	
		N	"Design Met 1998, pp. 94	hodologies 1-99.	Stochastic Measure		·		a oth DA	
	١		1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				- Digital	l Circuits"	Proc. 28" DA	

Examiner:

*Examiner:

Initial if reference considered, regardless of whether citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.